This study defines a hardware architecture approach for software defined radios to enable commonality among NASA space missions. The architecture accommodates a range ofreconfigurable processing technologies including general purpose processors, digital signal processors, field programmable date arrays (FPGAs), and application specific integrated circuits (ASICs) in addition to flexible and tunable radio frequency (RF) front ends to satisfy varying mission requirements.
Introduction
A software defined radio is a collection of hardware and software technologies that enable reconfigurable systems for communication networks. Software defined radios are programmable systems with partitioned software and hardware modules controlled by managing software that conform to defined interfaces to allow design reuse, software portability, and provide scalability across hardware platforms. The advantages of flexible and adaptable operation in the digital and RF domains offer significant capabilities and performance compared to legacy radios with fixed, dedicated functionality.
Software defined radio has the potential to save missions cost when building multi-mode, multi-band, multi-functional radio systems that can be dynamically changed using software upgrades. In other words, the same piece of "hardware" can be modified to perform different functions at different times through reprogrammable software modules reducing the total number of radios required for a given mission.
Software defined radios based on a standard architecture provides NASA with a consistent and common framework to develop, space As NASA looks to the future of space exploration, the growth of reconfigurable electronics and software defined radio provides an opportunity to change the way space missions develop and operate space transceivers for communications and navigation.
Architecture Description
A software defined radio architecture "is: ... a comprehensive, consistent set of functions, components, and design rules according to which radio communication systems may be organized, designed, constructed, deployed, operated and evolved over time. A useful architecture partitions functions and components such that a) functions are assigned to components clearly and b) physical interfaces among components correspond to logical interfaces among functions" [2] .
Current implementations for space deployed software defined radio hardware are typically represented in terms of the device components which comprise the software defined radio. Figure-I shows a high-level, component-based, custom hardware architecture. The custom approach emphasizes typical hardware transceiver elements such as ASICs, FPGAs, specific memory elements (e.g. RAM, EEPROM), physical interfaces (e.g. RS-232, Spacewire), and RF signal conversion and filtering components (e.g. BPF, specific ADC). These are generally represented using available technology.
The proprietary interfaces limit NASA's ability to extend and reuse the software investments in software radio developments from one mission to another. Reuse of the custom implementation is limited to missions with a similar set of requirements and requires NASA to use the same provider. However, hardware reuse of a specific vendor's radio increases costs due to loss of competition. Figure 2 shows the current STRS open hardware architecture [3] . The open hardware architecture emphasizes the radio functions and key interfaces. The radio functions are distributed among different modules, to organize different platform services and waveform functions within the radio. Modules are a logical division of functionality to maintain common interface descriptions, terminology and documentation among SDR developments. A waveform comprises the end to end functionality (e.g. modulation, coding, frequency conversion, filtering) and bidirectional transformations applied to information content that is transmitted over the air.
The three major modules of the architecture are shown, illustrating the command and control, signal processing, and analog portion of a radio. The diagram illustrates custom connections between radio processing devices and between the processing elements and the RF front end. These custom radio interface connections are often proprietary to the radio developer.
The custom approach often provides an efficient solution to meet a particular mission's requirements. Design, development, testing, and space qualification are specific and unique for that implementation and radio design. However, modification of the design and new software development is often required to accommodate new parts due to parts obsolescence and to allow for technology insertion to meet new mission requirements.
Figure 2
Open hardware architecture The General Purpose Module (GPM) provides the basic software execution processes based on general purpose processors. The GPM is a required module supporting the operating environment responsible for waveform instantiation and execution, radio services, and hardware abstraction. The Signal Processing Module (SPM) and RF Module (RFM) conduct signal processing and RF front end functions, respectively. Other modules not explicitly shown include security, networking and optical as required by the transceiver.
The radio developer has the flexibility to combine these modules and their functionality as necessary during the radio design process to meet the specific mission requirements.
Several key external interfaces of the architecture include Host Telemetry, Tracking and Command (TT&C), Ground Test, Data, Clock, and Antenna. The Host/TT&C interface represents the low-latency, low-rate interface for the spacecraft (or other host) to communicate with the radio. This type of information includes health, status, and performance parameters of the radio and the link in use. In addition, this telemetry often includes radiometric tracking and navigation data. Information found on this interface includes configuration parameters, configuration data files, new software data files, and operational commands.
The Ground Test Interface is exclusively used for ground-based integration and testing functions. It typically provides low level access to internal parameters that are unavailable to the Spacecraft TT&C Interface.
The Data Interface is the primary interface for information that is transmitted or received by the radio. This interface is separate from the TT&C interface because it typically has a different set of transfer parameters (protocol, speeds, volumes, etc) than the TT&C information. This interface is also characterized by medium to high latency and high data rates.
The Clock Interface is used for receiving the frequency reference required to support navigation and tracking. This type of input frequency reference is essential to the operation of the radio and provides references to the SPM and RFM.
The Antenna Interface is used for connecting the electromagnetic signal (input or output) to the radiating element or elements of the spacecraft. It also includes the necessary capability for switching among the elements as required.
Some internal interfaces must be defined in an open manner to support the overall goals of the architecture. Internal interfaces include the system bus between the GPM and SPM, various control lines between the GPM and RFM, ground test interface to each module from the GPM, and frequency reference from the RFM to the other modules.
The System Bus provides the primary interconnect between the GPM's microprocessor and the GPM' s memory elements, interconnect to the external interfaces, and Telemetry, Tracking, and Command and Ground Test Interfaces. The System Bus is the primary interface between the GPM and the SPM. The System Bus provides the interface to reprogram and re-configure elements of the SDR. It supports the read/write access to the SPM elements, as well as reloading of configuration files to the FPGAs.
The interface between the GPM and the RFM is primarily a control/status interface. It is important to have a hardware-based confirmation and limit-check on the software controlling any RFM elements. The system control element of the GPM provides this functionality thus keeping the GPM RFM control bus within operational limits.
The internal Test and Status Interfaces provide specific control and status signals from different modules or functions to the external Ground Test Interface. These interfaces are used during development and testing to validate the operation of the various radio functions.
Finally, the data paths are the various streams of bits, symbols, and RF waves connecting the major blocks of the primary data-path. For 
Radio Development Process
During the radio development process, one can apply the open hardware architecture from both a function-based view and a more component-based view as the process evolves, as illustrated in Figure 3 . In both instances, the architecture benefits emerge where software and hardware modules, documentation, and interfaces can be common among successive developments.
The radio development process begins with an assessment of mission requirements applicable to the communications system (e.g. communications and navigation radio). During this requirements phase the team determines radio and then ultimately waveform functionality (e.g. modulation type, coding, filtering, frequency conversion) required for the mission. The hardware architecture depicted in Figure 2 illustrates how this functionality can be divided among the various standard modules for consistent terminology and use of common interfaces regardless of developer. As the process illustrated in Figure 3 shows, the mission designers may access the STRS Repository to reuse functionality based in software to reduce time and cost during the design and development phase. The low rate application data enters the radio through Ethernet interface of the GPM. The data interface of the SPM is not used. The radio is controlled through an RS-232 serial interface for control, and reconfiguration. The GPM handles the low rate functions of the waveform such as HDLC framing, convolutional encoding, and modulation. The data is sent from the GPM to the SPM for filtering, and digital upconversion. The RFM handles the digital to analog conversion, bandpass filtering, signal conditioning (e.g. amplification and IF output. In this case the highest output frequency is 70 MHz, thus a second upconverter is necessary on the RFM to reach a higher RF.
The operating environment (OE) abstracts the low speed signal processing waveform functions from the underlying processor according to the rules of the architecture. In the example several functions of the transmit telemetry waveform were deployed to the general purpose processor module to exercise more functionality of the architecture abstraction. To comply with the STRS Architecture, the developers must provide the radio services described in the STRS Standard and publish the FPGA wrapper interface used in the example. This allows the developer to maintain the proprietary character of their intellectual property associated with the algorithm portion of the filtering and upconversion. This approach exposes the interfaces used in the FPGA for subsequent developers, but protects the investment made by the original developer. The developer must also provide a description of the physical hardware interfaces used in the implementation and a mapping of the control interfaces to each of the modules.
Conclusion
NASA is considering a Standard for software defined radios as they begin to make their way into NASA missions. Commonality among different developments could include software and hardware interfaces, test points, command protocols, models, and documentation. There is a role for both functional-based, open architecture and device-based representation in the radio development process. Representing the architecture as functions serves as an aid in early mission and radio functionality definition and development. The device oriented representation better applies during radio design and development. Developers have agreed that standardization applied to software radio hardware will aid development, testing, and verification processes. However, discussions continue on the level of standardization and exactly which interfaces to apply the standard. The development and advancement of the STRS architecture continues to be a multi agency and standards body effort.
